Verilog digital system design ; register transfer level synt (Record no. 139255)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00230nmm a2200073Ia 4500 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 220120s9999||||xx |||||||||||||||||und|| |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Navabi, Zainalabedin |
| 9 (RLIN) | 3321 |
| 245 #0 - TITLE STATEMENT | |
| Title | Verilog digital system design ; register transfer level synt |
| Withdrawn status | Lost status | Damaged status | Not for loan | Home library | Current library | Date acquired | Barcode | Date last seen | Price effective from | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|
| Central Library | Central Library | 01/20/2022 | CD806 | 01/20/2022 | 01/20/2022 | Compact Disc |