TY - BOOK AU - Ciletti, Michael, D TI - Advanced digital design with the Verilog HDL SN - 81-203-2756-X U1 - 621.392 CIL PY - 2005/// CY - Prentice all of india PB - New Delhi KW - VHDL ER -